Cache partitioning + loop tiling: A methodology for effective shared cache management”
Abstract
In this paper, we present a new methodology that provides i) a theoretical analysis of the two most commonly used approaches for effective shared cache management (i.e., cache partitioning and loop tiling) and ii) a unified framework to fine tuning those two mechanisms in tandem (not separately). Our approach manages to lower the number of main memory accesses by one order of magnitude keeping at the same time the number of arithmetical/addressing instructions in a minimal level. We also present a search space exploration analysis where our proposal is able to offer a vast deduction in the required search space.
Collections
Publisher
IEEE
Place of Publication
Bochum, Germany
Journal
2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Volume
2017-July
Pagination
477-482
Conference name
IEEE Computer Society Annual Symposium on VLSI
Start date
2017-07-03
Finish date
2017-07-05
Recommended, similar items
The following license files are associated with this item: